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1Dipartimento di Ingegneria dell’Informazione, Università degli Studi di Padova, via Gradenigo 6B, 35131 Padova, Italy
2Dipartimento di Matematica ”Tullio Leci-Civita”, Università degli Studi di Padova, Via Trieste 63, 35121 Padova, Italy
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Abstract—This work presents a hardware and software ar-
chitecture which can be used in those systems that implement
practical Quantum Key Distribution (QKD) and Quantum Ran-
dom Number Generation (QRNG) schemes. This architecture
fully exploits the capability of a System-on-a-Chip (SoC) which
comprehends both a Field Programmable Gate Array (FPGA)
and a dual core CPU unit. By assigning the time-related tasks
to the FPGA and the management to the CPU, we built a
flexible system with optimized resource sharing on a commercial
off-the-shelf (COTS) evaluation board which includes a SoC.
Furthermore, by changing the dataflow direction, the versatile
system architecture can be exploited as a QKD transmitter, QKD
receiver and QRNG control-acquiring unit. Finally, we exploited
the dual core functionality and realized a concurrent stream
device to implement a practical QKD transmitter where one
core continuously receives fresh data at a sustained rate from
an external QRNG source while the other operates with the
FPGA to drive the qubits transmission to the QKD receiver. The
system was successfully tested on a long-term run proving its
stability and security. This demonstration paves the way towards
a more secure QKD implementation, with fully unconditional
security as the QKD states are entirely generated by a true
random process and not by deterministic expansion algorithms.
Eventually, this enables the realization of a standalone quantum
transmitter, including both the random numbers and the qubits
generation.
Index Terms—Quantum Communication (QC), Quantum Key
Distribution (QKD), Quantum Random Number Generator
(QRNG), Field Programmable Gate Array (FPGA), Embedded
System.
I. INTRODUCTION
QUANTUM Communication (QC) is one of the promis-ing applications of quantum technology and is recently
receiving a relevant boost towards commercial applications.
Quantum Key Distribution (QKD) and Quantum Random
Number Generation (QRNG) are the two leading technologies
of QC since their combination allows to realize the perfect
secrecy protocol, resistant to any external attack. The realiza-
tion of such a system requires the design and development
of several components: from the optical setup to the driving
electronics, from the digital control board to the management
software. Besides the particular quantum implementations
which can vary according to different security protocols, an
essential component of the whole setup is a supervision board
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capable to provide deterministic behaviour, high temporal res-
olution, and high speed computation. A Field Programmable
Gate Array (FPGA) is almost a mandatory choice for such
applications [1], [2], [3]. FPGA also offers an advantage in
terms of power consumption [4], which can be a key feature
for critical applications such as Cubesat missions for Satellite
Quantum Communication [5]. In this work, we present a gen-
eralized FPGA-based architecture that can be easily applied to
Discrete Variable QKD (DV-QKD) and QRNG (DV-QRNG)
applications. Moreover, the schematic has the potentiality
to be used even in Continuous Variables QKD (CV-QKD)
and QRNG (CV-QRNG), provided that an auxiliary Digital-
to-Analog (DAC) and Analog-to-Digital (ADC) should be
included. The architecture was implemented and tested on
the Zynq-7020 System-on-a-Chip (SoC) mounted on an entry
level evaluation board: ZedBoard by Avnet. The exploitation
of both the FPGA layer and the CPU one of the SoC leads to
a high level of flexibility, allowing to scale the application
functionalities to the specific part of the chip. According
to the specific application, the system can be set in a top-
down (dataflow from pc/user to quantum system) or bottom-
up (dataflow from quantum system to pc/user) configuration.
The system was successfully used in different configurations
in several experiments over the past years [6], [7], [8], [9],
[10], [11], [12], [13], [14]. Recently, it was also tested in
the prototype of a QKD transmitter for Cubesat mission [15]
making it suitable for Satellite Quantum Communications, a
key sector of QC. Given the presence of a dual core CPU,
we also designed, developed, and successfully tested a dual
core application capable to sustain a continuous data transfer
from an external source to the CPUs and then to the FPGA.
This feature is the key to implement a provably secure QKD
system since it allows to combine a QRNG output stream with
a QKD stream without the need of random number expansion
[16], [17], paving the way to commercial QKD devices with
full unconditional security. The work is structured as follow: in
Section II an overall overview of the architecture is presented;
in Sections III and IV the FPGA and CPU layers are described;
in Section V the dual core architecture for a QKD transmitter
























The system architecture is organized in two different layers.
The lower layer is the FPGA one where all the deterministic
and high resolution operations are carried out. The higher layer
is the CPU(s) one which is responsible for the parameters and
data management operations as well as the communication
with the outside world. Besides the functions separation,
this subdivision is also a key point for the maintenance
and the upgrading of the architecture since the two layers
require different programming languages (VHDL/Verilog vs.
C/C++) and different design teams. Two additional layers,
End User/External Source and Quantum System, enclose the
previous ones completing the whole practical system. The
architecture is designed to easily switch between top-down
and bottom-up workflows, which represents the distinction
between QKD transmitter and QKD receiver/QRNG applica-
tions. An overview of the whole schematic is given in Figure
1. In the following, we provide a general description of the
Top-Down and Bottom-Up applications.
A. Top-Down application
In this configuration, the dataflow starts from an external
device, e.g., a QRNG or PC, goes through the CPU, then
to the FPGA and finally to the chip input-output pins (I/O).
This layout is suitable for a QKD transmitter, as the raw
cryptographic key, either generated in real time by a QRNG
or previously stored in a PC, is fed through the CPU to
the FPGA, which drives the hardware dedicated to quantum
state generator accordingly. As detailed in the following, the
first communication step, from the external device to the
CPU, has been performed over Gigabit Ethernet. This choice
provides both a high throughput of the data transfer (¿600
Mbit/s) and a great flexibility, being Ethernet a widespread
standard. As there is no encryption of the dataflow, it is of
paramount importance to protect the communication channel
from eavesdropping. This can be done by setting up a private
Local Area Network (LAN), physically disconnected from
other networks, between the SoC and the external device. The
second step in the stack is from the CPU to the FPGA. For this
step, two solutions have been implemented. The configuration
parameters, e.g., qubit frequency or total transmission length,
which have a very slow refresh rate, are exchanged with a
direct communication via the Advanced eXtensible Interface
(AXI) protocol. Instead, for the raw key exchange, which can
reach 400 Mbps of steady data transmission, we exploited
both the onboard DDR-RAM memory, accessible from the
CPU, and the Block RAM memory (BRAM), integrated in
the FPGA but accessible from the CPU through AXI protocol.
The BRAM, with a maximum length in the order of Mbits, has
been divided in two halves, so that while the FPGA is reading
from one section, the CPU can update the contents of the
other with the data stored in the RAM and previously received
via Ethernet. This allows for a continuous and synchronized
dataflow from the external device to the FPGA, and hence its
I/Os. According to the specific quantum system, the output
signals are routed to either PMOD (LVCMOS33 standard) or
Fig. 1. Overview of the four-layer structure of the system. The embedded
architecture is divided into two different layers (FPGA+CPU) which are
enclosed by the two outside-world layers (End User/External Source and
Quantum System).
FMC ports (LVCMOS18 standard) of the ZedBoard and then
properly amplified by an external driving stage.
B. Bottom-Up application
In this configuration, the dataflow starts from the chip I/Os
controlled by the FPGA, is then transmitted from the FPGA
to the CPU and finally from the CPU to the external device.
This layout can be used either for a QKD receiver or for
a QRNG, where the electrical signal coming from external
devices, i.e., single photon detectors, is sampled by the FPGA
I/Os. The sampled and stored signal is then transferred, via the
CPU, to an external computer, for the implementation of the
post-processing phases of the QKD protocol, i.e., parameter
estimation, error correction and privacy amplification. The
communication interfaces for the bottom-up configuration are
the same as for the top-down. It must be mentioned that also in
this case the communication between the CPU and the external
computer must be performed over a secure LAN, as the data
stream at this level is not encrypted. To guarantee a high level
of security, the LAN used for the PC-CPU communication has
to be reserved and so physically separated from the one used
for communication between the transmitter and receiver PCs.
III. FPGA LAYER
The FPGA implementation allows to have a perfect time
control over the optical system. Indeed, the capability to
schedule every operation according to a system clock is a
key feature for the realization of a QKD/QRNG system.
When used in a QKD transmitter configuration, the FPGA is
responsible for the rightful generation of the electrical pulses
which drive the electro-optical elements of the setup. When
used as a QRNG/QKD receiver, the FPGA takes care of the
read-out operations of the external electrical signals coming
from single-photon detectors. For the sake of completeness, it
is also possible to consider the application of the architecture
for CV-QKD [18] and CV-QRNG [19], [20]. The difference
would be that the FPGA needs to interface with proper external
DAC (for CV-QKD transmitter) and external ADC (for CV-
QKD receiver and CV-QRNG). The general and simplified
structure of the FPGA design is shown in Figure 2. The
design uses AXI-capable blocks for communication and data
transfer to (from) the CPU along with BRAMs and custom
VHDL blocks for FPGA data management, Memory Manager
(MM) block, and external signal generation (readout), QStates
Controller (QSC) and SPD Reader (SR) blocks. The QRNG
application also includes dedicated modules implementing
random generation protocols [21], [22]. AXI-GPIOs allow to
set parameters from the CPU and to read out interrupt signals
asserted from custom VHDL blocks. AXI-CDMA enables the
possibility to move data to (from) the board RAM from (to)
the BRAM(s). The MM is responsible for managing the data
transfer between the BRAM(s) and the other custom blocks.
Being the BRAM divided into two halves, the MM asserts a
signal every time it reaches the end of one of the two halves
(while reading or writing) and, in turn, the signal is read by an
AXI-GPIO and interpreted as an interrupt from the CPU which
writes (reads) new data to (from) the BRAM. The system clock
was set in a range between 100 and 200 MHz depending on
the specific application. Future improvements will consider
pushing further this frequency in order to increase the overall
system speed. Indeed, apart from tighter timing constraints,
a higher frequency clock implies a higher data throughtput
to/from the external device, which may exceed the gigabit
range of the board.
A. QKD Transmitter
In addition to the previously described general architecture,
the FPGA for a DV-QKD transmitter requires a specific design
of the QSC module to encode the raw key data into elec-





















Fig. 2. Schematic view of the FPGA system. The modules in green are custom
VHDL blocks which control the memory management, the qubit generation
and the single photon detector readout. The orange modules are the AXI-
based ones and they are AXI-CDMA and AXI-GPIO. The BRAM module
has a mixed color since it is controlled both by AXI and by custom VHDL
modules. The CPU part is initialized in the FPGA design and is identified by
the ZYNQ Processing System (PS) module which can also access to RAM
memory.
modulators. We designed several variations of this module
according to the chosen QKD protocol [23], [24], [25], [26],
derived from the well-known BB84 [27], and implementation
[9], [13], [11], [15]. Here, we give a brief description of one
of the most recent versions, presented in [15]. With a system
clock set to 200 MHz, a pulse of 5 ns can be provided at
the output. The encoding of every qubit requires, nominally,
no more than 15 ns time slot since the polarization encoding
describes three different polarization states and necessitates an
output pulse in three different temporal positions (0-5 ns, 5-10
ns, 10-15 ns). The decoy implementation works in a similar
way, describing three different intensity level, but requests an
output pulse in only two temporal position (0-5 ns, 5-10 ns)
in combination with a possible laser switch off. The pulse for
the laser driver is output at the begin of every slot (0-5 ns)
unless the case of a specific decoy state. To compensate and
synchronize the output signals with the optical path length, a
dedicated time offset can also be applied to each signal. Two
different BRAMs were instantiated, one for the polarization
encoding data and one for the decoy one. Since every qubit
requires two bits to distinguish among three polarization states
as well as other two bits to discriminate among three decoy
states, the BRAMs were set to the same size and operates
with the same interrupt routine. For the sake of clearness, it is
possible to optimize the overall qubit encoding using just three
bits for the polarization+decoy encoding. Nevertheless, we
chose to use two+two encoding for mainly two reasons. The
first reason is that a three-bit encoding would have required
a quite complicated, and in a certain way inefficient, routine
to distinguish the data within each byte as more than two but
less than three-qubits-encoding-data would have been stored in
one byte. The second reason is that a two+two bit encoding
allows to separate the paths, the memories and, in turn, the
TCP sockets of the polarization and decoy data enhancing the
robustness and flexibility of the overall system.
B. QKD Receiver/QRNG
In principle, the FPGA schematic for a QKD receiver is
similar to the one for a DV-QRNG. In both cases, the I/Os
are connected to the output signals of single-photon detectors
and the FPGA implements the sampling process to produce
a bitstring containing the digital temporal description of the
single-photon events. First of all, the input signal is translated
to the FPGA clock domain by using a proper async-to-sync
hardware module included in the SR. Then, in the case
of a QRNG application, the sampled bits are temporarily
accumulated and later processed by proper modules which
apply random generation protocols to a small set of data, as
described in [7]. The random bit is then stored and managed
by the MM which, in turn, transfers a 32 bit array to the i-th
address of a BRAM and calls an interrupt whenever it reaches
half or the end of it. Moreover, this architecture was also the
perfect option to implement a synchronized QRNG which was
needed for the realization of [14]. For this application, which
required to output a random number generated only after a
specific trigger event, the architecture was modified to allow a
resetting of all the random data (even the sampled bits). The
resetting was triggered by an external electrical signal coming
from the experiment setup. The random bit was then used
to produce an auxiliary output port which set a component
of the experiment. In order to improve the randomness of
the output number, the architecture was also doubled and
produced two random bits which were XORed. For further
details, refer to [14]. As a matter of fact, by removing the
generation protocol modules, the architecture becomes suitable
to be used as a QKD receiver. However, a drawback of this
implementation is the low time resolution provided by the
system clock which, even in a high-range FPGA-chip case
scenario, does not exceed 1 GHz. For a high performance
QKD a sub-ns time resolution at the receiver is required.
Therefore, this implementation can be a solution only for low
cost QKD systems. Nevertheless, the design and integration
of a Time-to-Digital Converter (TDC) FPGA-module (such as
[28], [29], [30]) or the exploitation of an external integrated
circuit (such as [31]) would allow for a sub-ns time resolution
and thus the use in high performance QKD systems. Indeed,
future steps will investigate such solutions.
IV. CPU LAYER
The CPU software is implemented as a standalone/bare-
metal application and no Operative System is required. This
has the great advantage of having a very light and fast software
at a higher design cost. The software, developed in C and C++
languages, has the role to interface the FPGA layer with the
external source and the final user. It mainly implements the
interrupt routine to move (read) data from (to) the RAM to
(from) the BRAM anytime the MM reaches the half of the end
of a BRAM. It also implements the TCP connection sockets to
receive commands and data from the external source or user.
A. TCP Connection
To communicate with the outside world, a TCP protocol
was chosen. Given the robustness of the TCP protocol over
any possibility of losing data packets, this choice has to be
preferred over the UDP protocol which cannot guarantee a
reliable communication to the application layer, thus under-
mining the validity of the QKD implementation. For a QRNG
application where the data are output to an external receiver,
a UDP protocol might be suitable in any case since any
(negligible) data losses do not affect the overall quality and
performance of the QRNG device. Nevertheless, for QKD
post-processing purposes, one can consider to send the random
stream to two different devices, e.g., a QKD transmitter and
a computer, and in this case a data loss would jeopardize the
whole system. Moreover, changing the protocol only for the
QRNG application would reduce the overall system flexibility.
The connection between the PC and the CPU applications is
structured in two or more different TCP server-client sockets:
one is for commands and parameters exchange while the
other(s) is for data exchange. Indeed, the data socket has
the only purpose to receive new data from the external
source. Thus, the number of required operations and statement
conditions in the data-received-callback are quite few allowing
to have optimal performance over the TCP bandwidth (¿600
Mbit/s).
V. QKD-TX CONTINUOUS STREAM IMPLEMENTATION
A fundamental feature of any future commercial QC device
is the capability to continuously sustain the transmission of
fresh random data. That is, the external randomness source,
like a QRNG device or a computer where random keys are
stored, must provide new data with a sufficient bitrate and the
QKD transmitter must be able to perform at the same time both
the reading/storing of these data and the transmission of elec-
trical pulses. Nowadays, specific workarounds allow to avoid
the implementation of such functionality [16] but necessarily
reduce the overall security of the system. For instance, one
can connect a low bitrate QRNG to the QKD source where
the random data is expanded to reach the required bitrate [17].
The expansion process, although implemented via standard
cryptographic primitives, does not offer an unconditional type
of security, and can represent a security breach in the entire
QKD system. Hence, we developed a dual core architecture
able to sustain the required data rate for a secure QKD
implementation, allowing a random data stream generated
entirely by a QRNG. This approach has the advantage of being
unconditionally secure. Moreover, keeping the random data
stored on the PC eases the QKD postprocessing procedure
or, alternatively, lowers the memory resources of the SoC
needed to store the transmitted bitstring until the receiver
communicates the detected qubits. Furthermore, the bias of
the random bits, required by some efficient QKD protocols































Fig. 3. Schematic view of the dual core system, representing the flow of data from the QRNG-PC to the FPGA. The request of new data is triggered by
the FPGA, each time it reads half of the BRAM, by means of an interrupt to the CPU1, which then moves the data from the buffer to the RAM. Each time
CPU1 reads 18.75 MiB of data from the buffer it sends an interrupt to the CPU0 to update the new block with fresh data from the QRNG-PC.
setting the FPGA, allowing to optimize it according to the
current quantum channel condition.
The data stream flow is represented in Figure 3. The data
generated from the QRNG-PC is received by a TCP socket
and then moved by the CPU0 into a buffer in the RAM.
Meanwhile, the CPU1 reads the data from the RAM and moves
it to the BRAM, which can be read by the FPGA. The buffer
size is set to 187.5 MiB and divided into 10 blocks, that are
written atomically by the CPU0. Hence, when a block has been
moved to the FPGA, an interrupt from the CPU1 is sent to the
CPU0 to notify that a new block of the buffer can be written.
The CPU0 forward a request of a new block of 18.75 MiB
to the QRNG-PC. The CPU1 reads smaller chuncks from the
buffer, whose size is half of the BRAM’s size, when it receives
an interrupt from the FPGA. Compared to the BRAM size, the
buffer is larger to avoid an unwanted stop of the continuous
feed of data to the FPGA, which may happen due to the
temporary loss of speed of the TCP channel, or the latency
of the CPU0. The whole architecture is doubled in order to
manage both the stream for polarization and decoy data.
A. System tests
We implemented this system on a QKD transmitter to
test the top-down application in continuous stream mode.
We performed a double stress test: the first one was with
a real QRNG device, based on the scheme of [32] offering
high security and bitrate, while the second test was carried
out with a Cryptographically Secure Pseudo Random Number
Generator (CSPRNG) able to provide a sufficient data rate
as well. We chose to perform the test also with a CSPRNG
to show the system capability in a fallback scenario where
no QRNG device is available. The (pseudo-)random data was
stored in a buffer of the PC, to ease the retrieve of the quantum
states sent to the receiver needed for the raw key sifting.
Indeed, once the QKD transmitter has produced and sent
the quantum states, the QKD receiver measures and detects
a subset of these states due to unavoidable channel losses.
The QKD receiver communicates to the transmitter the list
of states it detected (without revealing the outcome of the
measurement). Hence, the QKD transmitter selects the subset
of random data that will be used for the sifting.
The stream of data at the PC is managed by three threads:
one for the production of blocks of random sequences; one
for the system managing the transfer, upon request, of the
random data from the buffer to the board via TCP; and
one for the selection of the states detected by the QKD
receiver. As anticipated, the (pseudo-)random data can either
be received from a QRNG device or generated internally by
a CSPRNG. In the former case, the first thread is used to
receive (via UDP or TCP) the random bits from the QRNG and
to bias them according to the desired Bernoulli distribution.
In the latter case, the thread carry on the generation of the
pseudo-random data by using a Chacha20 based CSPRNG,
seeded with the Intel® Secure Key hardware random number
generator embedded in the recent generations of Intel CPUs.
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Fig. 4. Plot of the TCP traffic from the PC to the Zynq-7020 for the
transmission of the random sequences and control messages, for two 55 hours
long tests using either the QRNG or CSPRNG as randomness source. We
plotted in red the aggregated traffic of the data and control plane for the
QRNG test, amounting totally to about 208 Mb/s. The transmission of states
and intensities sequences accounts for 200 Mb/s. This stream is represented
in yellow with the data from the PRNG test. Finally, we can appreciate a
small TCP/IP overhead (as seen from the PC OS) due to TCP segmentation
offload.
We synchronized the write and read operations on the buffer
of these multiple threads by using semaphores. The buffer was
divided in chuncks that could be either written or read at a
time. Hence, one semaphore is needed to allow the writing
of new chuncks of data by the RNG thread, which can be
done only on those chuncks that have been read by the thread
selecting the subset of states arrived at the QKD receiver.
Another semaphore is needed to ensure that the chuncks of
data sent to the system are those that have been rewritten by
the RNG thread.
In our test, the QKD repetition rate was set to 50 MHz.
Since the state encoding uses two bits for the state polarization
and two bits for the mean photon number, we have two
data streams of 100 Mb/s, plus a third stream for control
communications. The outbound traffic was monitored from
the transmitting PC during the two tests and is reported in
Figure 4. Given this steady input, the system was able to carry
on all the needed operations seamlessly along all the 55 hours
of the tests, resulting in a successful execution of the QKD
protocol.
VI. CONCLUSION
In this work, we presented a versatile architecture based
on FPGA technology exploiting also a CPU counterpart for
the implementation of practical Quantum Communication sys-
tems. The architecture was developed in different layers with
different tasks and is easily interchangeable among different
QC applications such DV-QKD transmitter, DV-QKD receiver
and DV-QRNG. We also implemented and tested a dual core
functionality performing a TCP continuous stream between
a QRNG source and a QKD transmitter without the need of
data expansion to reach the amount of data required to encode
every qubit. This allows to strengthen the security of the QKD
implementation, as the random settings needed by the QKD
protocol are guaranteed to be unconditionally secure, unlike
those generated by expansion algorithms. The system was
implemented on a low-budget COTS and it was successfully
tested to continuously provide 4 bits to encode a qubit every 20
ns. Future steps will consider higher frequency implementation
as well as CV applications by including proper DAC and ADC
hardwares.
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